Principal Engineer - Digital IP Verification (G4)
We areseekinga highly motivated, technically strong, and execution-focused Individual Contributor to lead and deliver first-pass success for complex Digital IP and Subsystem verification programs. The role demands deepexpertisein advanced verification methodologies, strong ownership mindset, and ability to collaborate across multi-disciplinary and global teams.
The individual will work closely with System Architecture, Design, DFT, Mixed Signal, and Validation teams across sites to address verification challenges spanning IP, Subsystem, and full SoC context,leveragingsimulation, formal verification, hardware modeling, and pre/post silicon validation techniques.
Lead end-to-end verification execution for complex IPs and Subsystems, ensuring high quality and first-pass silicon successEvaluate, adopt, and deploy advanced and scalable verification methodologies to handle increasing design complexityOwn verification quality metrics across planning, execution, and closure phasesDrive ‘Zero Defect’ mindset through rigorous process adherence, coverage closure, and defect prevention strategiesAnalyze existing verification flows and implement improvements to enhance efficiency, predictability, and qualityContribute to and influence technical innovation within the team, includingmethodologyevolution and automationCollaborate effectively across local and global cross-functional teams including Design, DFT, Architecture, and ValidationSupport pre-silicon and post-silicon validation activities whererequiredTechnical Skills – Must Have
10–15 years of hands-on experience in IP or Subsystem verification for complex, multi-million gate designsStrongexpertisein HVLs such asSystemVerilog/UVM andproficiencyin C/C++Solid understanding of HDLs such as Verilog/VHDLExperience with industry simulators such as VCS,NCSim,ModelSim, or QuestaStrong experience in testbench architecture, development, debugging, and verification closure-Proficiencyin test planning, feature traceability, and functional/performance validation
Strong knowledge of assertions (SVA), functional coverage, and regression managementSolid understanding of microcontroller architectures (ARM cores) and interconnect protocols such as AHB, AXI, AMBAExperience in memory subsystems including SRAM, Flash, DDR, and memory controllersTechnical Skills – Good to Have
Exposure to formal verification methodologies and toolsExperience with gate-level simulations and verification planning toolsExposure to emulation and pre-silicon validation environmentsDomain knowledge in automotive, graphics/vision accelerators, high-speed serial interfaces, or networking protocols such as EthernetSoft Skills & Leadership Expectations (Aligned to NXP Values)
**CustomerFocus:**Demonstratesstrong ownership towards delivering high-quality IPs aligned with customer expectations and product timelines**Ownership &Accountability:** Takes complete responsibility for deliverables, proactively manages risks, and drives closure with minimal supervision**Collaboration:** Works effectively with global and cross-functional teams, fostering open communication and knowledge sharing**InnovationMindset:** Actively contributes to continuous improvement, automation, and adoption of advanced verification practice
More information about NXP in India...
#LI-2734